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(57) ABSTRACT 
A combined semiconductor controlled circuit (CSCC) 
includes a semiconductor controlled switch (SCS). The SCS 
includes anode, cathode, anode gate and cathode gate ter-
minals connected to P 1 anode, N 2 cathode, N 1 anode gate 
and P 2 cathode gate layers. The SCS also includes P-N junctions between P 1 anode and N 1 anode gate layers, N 1 
anode gate and P 2 cathode gate layers and P 2 cathode gate 
and N2 cathode layers. The CSCC also includes a Zener 
diode having a current path flowing from the cathode 
terminal to the anode gate terminal, a feedback resistor 
connecting cathode and cathode gate terminals and a sub-
strate. A solid-state spark chamber includes a CSCC, a DC 
bias voltage source and an RC load having a parallel-
connected load resistor and capacitor. The solid-state spark 
chamber also includes a plurality of measurement terminals 
and a ground. A method of making a solid-state spark 
chamber includes connecting the above components. 
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terminal 
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Connect second bias terminal 
to ground 
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Connect load resistor and load 
capacitor 
' 
Connect first load terminal to 
cathode 
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Connect first load terminal to 
measurement terminal 
' 
Connect second load terminal 
to ground 
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SOLID-STATE SPARK CHAMBER FOR 
DETECTION OF RADIATION 
CROSS-REFERENCE TO RELATED PATENT 
APPLICATIONS 
2 
connects to an anode terminal of the CSCC and the second 
bias terminal connects to the ground. The first load terminal 
connects to a cathode terminal of the CSCC and to at least 
one of the plurality of measurement terminals. The second 
load terminal connects to the ground and to another of the 
plurality of measurement terminals. 
In accordance with another embodiment, a method of 
making a solid-state spark chamber for detection of radiation 
includes connecting an anode terminal of a CSCC to a first 
This application is a non-provisional application of and 
claims priority to U.S. Patent Application 61/875,533, filed 
on Sep. 9, 2013, which is hereby incorporated by reference 
in its entirety. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
10 bias terminal of a DC bias voltage source and connecting a 
second bias terminal of the DC bias voltage source to a 
ground. The method also includes connecting a load resistor 
and a load capacitor in parallel to form an RC load, 
connecting a first load terminal of the RC load to a cathode 
This invention relates to the field of radiant energy, and 
more specifically, to semiconductor systems for invisible 
radiant energy responsive electric signaling. 
2. Description of the Related Art 
Radiation detectors are vital to both scientific research 
15 terminal of a CSCC, connecting the first load terminal of the 
RC load to one of a plurality of measurement terminals, 
connecting a second load terminal of the RC load to the 
ground and connecting the second load terminal of the RC 
load to another of the plurality of measurement terminals. 
and national security. In scientific research, radiation detec- 20 
tors allow precise monitoring of nuclear decay, cosmic 
radiation or reactions in a particle accelerator. National 
security applications include detection of smuggled nuclear 
material or nuclear weapons. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates a diagram of a CSCC in accordance with 
one embodiment of the invention. 
FIG. 2a illustrates a diagram of a SCS in accordance with 
one embodiment of the invention. 
FIG. 2b illustrates a diagram of a SCS in accordance with 
one embodiment of the invention. 
FIG. 2c illustrates a diagram of a SCS in accordance with 
30 one embodiment of the invention. 
Solid-state spark chambers, also known as semiconductor 25 
radiation detectors, are both compact and easily used. 
Exposing a semiconductor to radiation produces free elec-
trons and holes in the semiconductor. The existence of these 
electron-hole pairs indicates the presence of radiation, while 
the number of electron-hole pairs is proportional to the 
energy of the radiation. Under the influence of an electric 
field, the electrons and holes travel to electrodes on either 
side of the semiconductor radiation detector, resulting in a 
measurable voltage pulse V p· 
FIG. 3 illustrates a circuit diagram of a solid-state spark 
chamber in accordance with one embodiment of the inven-
tion. 
Efforts have been made in to the prior art to enhance the 
quality and expand the utility of solid-state spark chambers. 
These efforts have been limited to modification of the 
composition and structure of the semiconductor. 
FIG. 4 illustrates a circuit diagram of a solid-state spark 
35 chamber in accordance with one embodiment of the inven-
SUMMARY OF THE INVENTION 40 
In accordance with one embodiment, a combined semi-
conductor controlled circuit (CSCC) for detection of radia-
tion includes a semiconductor controlled switch (SCS). The 
SCS includes an anode terminal connected to a P 1 anode 45 
layer, a cathode terminal connected to an N2 cathode layer, 
an anode gate terminal connected to an N 1 anode gate layer 
and a cathode gate terminal connected to a P 2 cathode gate 
layer. The SCS also includes a first P-N junction between the 
P1 anode layer and the N 1 anode gate layer, a second P-N 50 
junction between the N 1 anode gate layer and the P 2 cathode 
gate layer and a third P-N junction between the P2 cathode 
gate layer and the N2 cathode layer. The CSCC also includes 
a Zener diode having a path of current. The Zener diode 
connects the cathode terminal and the anode gate terminal. 55 
The path of current flows from the cathode terminal to the 
anode gate terminal. The CSCC also includes a feedback 
resistor connecting the cathode terminal and the cathode 
gate terminal. The CSCC also includes a substrate. 
In accordance with another embodiment, a solid-state 60 
spark chamber for detection of radiation includes a CSCC, 
a DC bias voltage source having a first bias terminal and a 
second bias terminal, and an RC load having a first load 
terminal and a second load terminal. The RC load includes 
a load resistor and a load capacitor connected in parallel. The 65 
solid-state spark chamber also includes a plurality of mea-
surement terminals and a ground. The first bias terminal 
ti on. 
FIG. 5 illustrates a process flow diagram of a method for 
making a solid-state spark chamber in accordance with one 
embodiment of the invention. 
DETAILED DESCRIPTION OF INVENTION 
FIG. 1 illustrates a diagram of a CSCC 10 in accordance 
with one embodiment of the invention. CSCC 10 includes a 
SCS 20, a Zener diode 30 and a feedback resistor 40. 
SCS 20 includes a first P-N junction 2la, a second P-N 
junction 21b and a third P-N junction 2lc. As used herein, 
the term "P" means a semiconductor having a larger hole 
concentration than electron concentration. As used herein, 
the term "N" means a semiconductor having a larger elec-
tron concentration than hole concentration. SCS 20 can 
switch from a high impedance state, also known as forward 
blocking mode, to a low impedance state, also known as a 
conduction mode. 
SCS 20 has a P 1 anode layer 22a connected to an anode 
terminal 24a and an N2 cathode layer 22b connected to a 
cathode terminal 24b. SCS 20 also includes an N 1 anode gate 
layer 22c connected to an anode gate terminal 24c and a P 2 
cathode gate layer 22d connected to a cathode gate terminal 
24d. SCS 20 also includes a substrate 23. In one embodi-
ment, N 1 anode gate layer 22c and P 2 cathode gate layer 22d 
form a radiation interface 25. During use, direct exposure of 
radiation interface 25 to the surrounding atmosphere permits 
detection of radiation. 
First P-N junction 21a is the interface between P 1 anode 
layer 22a and N 1 anode gate layer 22c. Second P-N junction 
2lb is the interface between N 1 anode gate layer 22c and P2 
US 9,594,172 Bl 
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cathode gate layer 22d. Third P-N junction 2lc is the 
interface between P2 cathode gate layer 22d and N2 cathode 
layer 22b. 
Under low bias conditions, first P-N junction 2la and 
third P-N junction 2lc are forward biased while second P-N 
junction 21b is reversed. SCS 20 is in forward blocking 
mode and second P-N junction 21b holds most of the voltage 
drop across SCS 20. When the bias increases, injected 
carriers from first P-N junction 2la and third P-N junction 
2lc collect in N1 anode gate layer 22c and P2 cathode gate 10 
layer 22d. The accumulation of charges reduces the potential 
drop within second P-N junction 21b, eventually forcing 
second P-N junction 21b to forward bias. The same effect 
occurs when injecting charges with correct polarity via 
anode gate terminal 24c and cathode gate terminal 24d. With 15 
first P-N junction 2la, second P-N junction 21b and third 
P-N junction 2lc forward biased, SCS 20 switches to 
conduction mode. 
Switching time i:, the time required for SCS 20 to tran-
sition from forward blocking to conduction mode, is so low 20 
as to be essentially instantaneous. SCS 20 switches off when 
the current through SCS 20 falls below a holding current IH, 
the minimum current traveling from anode terminal 24a to 
cathode terminal 24b when SCS 20 is in conduction mode. 
Switching voltage Vs is the voltage between anode terminal 25 
24a and cathode terminal 24b when SCS 20 is about to 
4 
P region inside of the previously mentioned N well. As used 
herein, the term "well" indicates a semiconductor region 
fabricated to form a physical barrier between a substrate and 
one or more semiconductor regions. As used herein, the 
designation "+" indicates a semiconductor, either P or N, 
having a high doping concentration. As previously men-
tioned, P 1 anode layer 22a connects to anode terminal 24a 
and N2 cathode layer 22b connects to cathode terminal 24b. 
N 1 anode gate layer 22c is the previously mentioned N well 
and P 2 cathode gate layer 22d is the previously mentioned P 
region. N1 anode gate layer 22c also includes an N+ contact 
region 26a that contacts anode gate terminal 24c. P 2 cathode 
gate layer 22d also includes a P+ contact region 26b that 
contacts cathode gate terminal 24d. Substrate 23 is a silicon 
substrate. This configuration is based on standard CMOS 
processing technology. During use, radiation exposure typi-
cally occurs in second P-N junction 21b. 
FIG. 2b illustrates a diagram of SCS 20 in accordance 
with one embodiment of the invention. In the embodiment 
of FIG. 2b, P 1 anode layer 22a is a P+ gallium arsenide 
(GaAs) layer, while N2 cathode layer 22b is substrate 23, an 
N-doped GaAs substrate. N1 anode gate layer 22c is an N+ 
GaAs layer and P 2 cathode gate layer 22d is a P+ GaAs layer 
in direct contact with substrate 23. As previously mentioned, 
P1 anode layer 22a connects to anode terminal 24a, N2 
cathode layer 22b connects to cathode terminal 24b, N 1 
anode gate layer 22c connects to anode gate terminal 24c 
and P 2 cathode gate layer 22d connects to cathode gate 
terminal 24d. Substrate 23 is an N-doped GaAs substrate. 
switch from forward blocking to conduction mode. Switch-
ing voltage Vs depends on the thicknesses and doping 
concentrations of P 1 anode layer 22a, N 2 cathode layer 22b, 
N 1 anode gate layer 22c and P 2 cathode gate layer 22d. 
Switching voltage Vs can be controlled externally by 
anode gate current IAG' current injected to anode gate 
terminal 24c or cathode gate current IcG' current injected to 
cathode gate 24b. An increase in anode gate current IAG will 
increase switching voltage Vs while an increase in cathode 
gate current IcG will decrease switching voltage Vs-
30 During use, radiation exposure typically occurs in P 2 cath-
ode gate layer 22d. The embodiment of FIG. 2b also 
includes a control layer 27 located between N 1 anode gate 
layer 22c and P 2 cathode gate layer 22d. Control layer 27 is 
an N- GaAs layer. As used herein, the designation "-" 
In one embodiment, using Zener diode 30 and feedback 
resistor 40 enables control of the transition characteristics of 
SCS 10. Zener diode 30 connects cathode terminal 24b and 
35 indicates a semiconductor, either P or N, having a low 
doping concentration. Control layer 27 allows further con-
trol of the current and voltage characteristics of SCS 20. 
anode gate terminal 24c. Feedback resistor 40 connects 40 
cathode terminal 24b and cathode gate terminal 24d. 
FIG. 2c illustrates a diagram of SCS 20 in accordance 
with one embodiment of the invention. In the embodiment 
of FIG. 2c, P 1 anode layer 22a is a P+ GaAs layer in direct 
contact with substrate 23, while N2 cathode layer 22b is an 
N+ GaAs layer. N1 anode gate layer 22c is substrate 23, an 
N-doped GaAs substrate and P2 cathode gate layer 22d is a 
P+ GaAs layer in direct contact with substrate 23. As 
Zener diode 30 connects cathode terminal 24b and anode 
gate terminal 24c to inject anode gate current IAG and set 
switching voltage Vs- For Zener diode 30, the path of anode 
gate current IAG flows from cathode terminal 24b to anode 
gate terminal 24c. In various embodiments, Zener diode 30 
may be a diode with a quantum tunneling breakdown 
mechanism, a diode with an avalanche breakdown mecha-
nism or a diode with a combination of the quantum tunneling 
and avalanche breakdown mechanisms. 
Feedback resistor 40 connects cathode terminal 24b and 
cathode gate terminal 24d to set switching current Is and 
holding current IH" Switching current Is is the current 
traveling from anode terminal 24a to cathode terminal 24b 
when SCS 20 is about to switch from forward blocking to 
conduction mode. Lowering switching voltage Vs or holding 
current IH makes SCS 10 switch its state with only a small 
amount of charge injected to anode gate terminal 24c. This 
increases sensitivity to radiation. 
Various embodiments of CSCC 10 incorporate various 
embodiments of SCS 20. These various embodiments of 
SCS 20 may be optimized to function in CSCC 10. FIGS. 
2a-2c illustrate these various embodiments of SCS 20. 
45 previously mentioned, P 1 anode layer 22a connects to anode 
terminal 24a, N2 cathode layer 22b connects to cathode 
terminal 24b, N 1 anode gate layer 22c connects to anode gate 
terminal 24c and P 2 cathode gate layer 22d connects to 
cathode gate terminal 24d. Substrate 23 is an N-doped GaAs 
50 substrate. During use, radiation exposure typically occurs in 
substrate 23, allowing a larger area for radiation detection. 
FIG. 3 illustrates a circuit diagram of a solid-state spark 
chamber 100 in accordance with one embodiment of the 
invention. Solid-state spark chamber 100 includes CSCC 10, 
55 a DC bias voltage source 50, an RC load 60, a plurality of 
measurement terminals 70a and 70b and a ground 75. 
DC bias voltage source 50 connects to anode terminal 24a 
at a first bias terminal 51 and to ground 75 at a second bias 
terminal 52. DC bias voltage source 50 provides a bias 
60 voltage VB' a steady-state voltage, with a maximum voltage 
level V BM given by the equation 
FIG. 2a illustrates a diagram of SCS 20 in accordance 
with one embodiment of the invention. In the embodiment 65 
of FIG. 2a, P 1 anode layer 22a is a P+ region inside of a N 
well, while N2 cathode layer 22b is a N+ region inside of a 
where RL is a load resistance of RC load 60. The increase of 
bias voltage VB towards maximum voltage level V BM will 
increase the sensitivity of solid-state spark chamber 100 to 
radiation. 
US 9,594,172 Bl 
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RC load 60 connects to cathode terminal 24b at a first load 
terminal 61 and to ground 75 at a second load terminal 64. 
RC load 60 includes a load resistor 62 and a load capacitor 
63 connected in parallel. 
Load resistor 62 has load resistance RL range determined 5 
by the expression 
6 
photodetector 280. This prevents radiation from damaging 
or interfering with the operation of other elements of solid-
state spark chamber 200. 
FIG. 5 illustrates a process flow diagram of a method 300 
for making solid-state spark chamber 100 or 200 in accor-
dance with one embodiment of the invention. 
In operation 302, method 300 connects anode terminal 
24a/224a of CSCC 10/210 to first bias terminal 51/251 of 
DC bias voltage source 50/250. 
10 In operation 304, method 300 connects second bias ter-
minal 52/252 of DC bias voltage source 50/250 to ground 
75/275. where V H is a holding voltage, the mm1mum voltage 
between anode terminal 24a and cathode terminal 24b when 
SCS 20 is in conduction mode. 
Load capacitor 63 has a load capacitance CL resulting in 
an impedance of approximately 1 ohm. Load capacitance CL 
is determined by the equation 
In operation 306, method 300 connects load resistor 
15 62/262 and load capacitor 63/263 in parallel to form RC load 
60/260. 
In operation 308, method 300 connects first load terminal 
61/261 of RC load 60/260 to cathode terminal 24b/224b of 
cscc 10/210. 
20 In operation 310, method 300 connects first load terminal 
Measurement terminals 70a and 70b connect to first load 
61/261 of RC load 60/260 to one of measurement terminals 
70a/270a and 70b/270b. 
In operation 312, method 300 connects second load 
terminal 64/264 of RC load 60/260 to ground 75/275. 
In operation 314, method 300 connects second load 
terminal 64/264 of RC load 60/260 to another of measure-
ment terminals 70a/270a and 70b/270b. 
terminal 61 and second load terminal 64, respectively. An 25 
output voltage V 0 measured across measurement terminals 
70a and 70b provides voltage pulse VP corresponding to 
detection of radiation. Voltage pulse VP is a pulse with a base 
In optional operation 316, method 300 connects photo-
detector 280 between ground 275 and cathode gate terminal 
30 224d of CSCC 210. level given by the equation 
In optional operation 318, method 300 removes photode-
tector 280. 
Altering bias voltage VB controls the rate of voltage pulses 
V p· In addition, sending a current via anode gate terminal 
24c or cathode gate terminal 24d can also control the rate of 
voltage pulses V p· 
FIG. 4 illustrates a circuit diagram of a solid-state spark 
chamber 200 in accordance with one embodiment of the 
In optional operation 320, method 300 replaces photode-
tector 280 with a different photodetector 280. This operation 
35 allows the use of multiple photodetectors 280 having dif-
ferent properties within the same solid-state spark chamber 
200. 
invention. The configurations, components and functions of 
CSCC 210, DC bias voltage source 250, RC load 260, 40 
measurement terminals 270a and 270b and ground 275 of 
FIG. 4 are substantially identical in form and function to 
their counterparts in the embodiment illustrated in FIG. 3. 
The embodiment of FIG. 4 also includes a photodetector 
280 and optional radiation shielding 290. Connecting pho- 45 
todetector 280 between cathode gate terminal 224d and 
ground 275 increases the volume of solid-state spark cham-
ber 200 exposed to radiation, thereby increasing the sensi-
tivity of solid-state spark chamber 200. Injecting a charge 
generated by exposing photodetector 280 to radiation into 50 
second P-N junction 221b emulates an expansion of the 
volume of SCS 220. 
In the embodiment of FIG. 4, photodetector 280 is a 
silicon p-i-n diode. As used herein, the term "p-i-n diode" 
means a diode with an undoped semiconductor region 55 
between a P-type semiconductor region and an N-type 
semiconductor region. In other embodiments, photodetector 
280 is a GaAs, germanium (Ge), cadmium telluride (CdTe), 
cadmium zinc telluride (CdZnTe), gallium phosphide (GaP) 
or indium phosphide (InP) p-i-n diode. The heavier materials 60 
of these other photodetectors 280 provide greater sensitivity 
to beta and gamma radiation. In certain embodiments, 
photodetector 280 is removable, allowing a user to replace 
one photodetector 280 with another. 
Radiation shielding 290 may attenuate radiation, allowing 65 
interaction to occur within a specific, "active" volume of 
solid-state spark chamber 200, namely SCS 220 and/or 
In optional operation 322, method 300 surrounds DC bias 
voltage source 250, RC load 260 and measurement terminals 
270a and 270b with radiation shielding 290. 
It will be understood that many additional changes in the 
details, materials, procedures and arrangement of parts, 
which have been herein described and illustrated to explain 
the nature of the invention, may be made by those skilled in 
the art within the principle and scope of the invention as 
expressed in the appended claims. 
What is claimed is: 
1. A combined semiconductor controlled circuit (CSCC) 
for detection of radiation, comprised of: 
a semiconductor controlled switch (SCS), 
wherein said SCS comprises an anode terminal con-
nected to a P1 anode layer, a cathode terminal con-
nected to an N 2 cathode layer, an anode gate terminal 
connected to an N 1 anode gate layer, and a cathode 
gate terminal connected to a P 2 cathode gate layer 
wherein said SCS further comprises a first P-N junction 
between said P 1 anode layer and said N 1 anode gate 
layer, a second P-N junction between said N1 anode 
gate layer and said P 2 cathode gate layer and a third 
P-N junction between said P2 cathode gate layer and 
said N2 cathode layer; 
a Zener diode having a path of current, 
wherein said Zener diode connects said cathode termi-
nal and said anode gate terminal, 
wherein said path of current flows from said cathode 
terminal to said anode gate terminal; 
US 9,594,172 Bl 
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a feedback resistor, wherein said feedback resistor con-
nects said cathode terminal and said cathode gate 
terminal; and 
a substrate. 
2. The CSCC of claim 1, 
8 
wherein said second load terminal connects to said ground 
and to another of said plurality of measurement termi-
nals. 
8. The solid-state spark chamber of claim 7, wherein said 
CSCC has a switching voltage Vs based on a magnitude of 
an anode gate current IAG injected to an anode gate terminal 
of said CSCC. 
wherein said P 1 anode layer is a P+ region surrounded by 
an N well, 
wherein said N2 cathode layer a N+ region surrounded by 
a P region surrounded by said N well, 
wherein said N 1 anode gate layer is said N well, 
where!n said P 2 cathode gate layer is said P region, 
wherem said substrate is a silicon substrate surrounding 
9. The solid-state spark chamber of claim 8, wherein said 
DC .bias voltage source has a bias voltage VB with a 
10 maximum voltage level V BM based on said switching volt-
age Vs and a switching current Is. 
said N well, 
wherein said N1 layer further comprises an N+ contact 
region that contacts said anode gate terminal and said 15 
P 2 layer further comprises a P+ contact region that 
contacts said cathode gate terminal. 
10. The solid-state spark chmnber of claim 7, wherein said 
load resistor has a resistance range RL based on a bias 
volt~ge VB' a switching voltage Vs' a holding voltage V H' a 
holdmg current IH and a switching current Is-
11. The solid-state spark chmnber of claim 7, wherein said 
load capacitor has a capacitance CL based on a switching 
time i: of said CSCC. 3. The CSCC of claim 1, further comprising a control 
layer between said N 1 anode gate layer and said P 2 cathode 
gate layer, 
wherein said P 1 anode layer is a P+ gallium arsenide 
12. The solid-state spark chamber of claim 7 further 
20 comprising a photodetector connected between said ground 
and a cathode gate terminal of said CSCC. 
(GaAs) layer, 
wherein said N2 cathode layer is said substrate, 
where!n said N1 anode gate layer is an N+ GaAs layer, 
wherem said P 2 cathode gate layer is a P+ GaAs layer in 25 
direct contact with said substrate, 
wherein said control layer is an N- GaAs layer, 
wherein said substrate is an N-doped GaAs substrate. 
4. The CSCC of claim 1, 
wherein said P 1 anode layer is a P+ GaAs layer in direct 30 
contact with said substrate, 
wherein said N2 cathode layer is an N+ GaAs layer, 
wherein said N 1 anode gate layer is said substrate 
13. The solid-state spark chamber of claim 12 wherein 
said photodetector is a silicon p-i-n diode. ' 
14. The solid-state spark chamber of claim 12 wherein 
said photodetector is selected from the group con~isting of: 
G~As, ?ermanium (Ge), cadmium telluride (CdTe), cad-
~1~m zmc tell~ride (CdZnTe), gallium phosphide (GaP) or 
mdmm phosphide (InP) p-i-n diodes. 
15. The solid-state spark chamber of claim 12 wherein 
said photodetector is removable and replaceable. ' 
16. The solid-state spark chamber of claim 7, further 
comprising radiation shielding surrounding said DC bias 
voltage source, said RC load and said plurality of measure-
ment terminals, wherein said radiation shielding is selected wherein said P 2 cathode gate layer is a P+ GaAs l~yer in 
direct contact with substrate, 35 from the group consisting of: lead and cadmium. 
wherein said substrate is an N-doped GaAs substrate. 
5. T~e CSCC of claim 1, wherein said N 1 anode gate layer 
and said P 2 cathode gate layer form a radiation interface 
directly exposed to a surrounding atmosphere. 
6. The CSCC of claim 1, wherein said Zener diode is 40 
selected from the group consisting of: a diode with a 
quantum tunneling breakdown mechanism, a diode with an 
avalanche breakdown mechanism and diode with a combi-
nation of said quantum tunneling and avalanche breakdown 
mechanisms. 45 
7. A solid-state spark chmnber for detection of radiation 
comprised of: ' 
a CSCC; 
a DC bias voltage source having a first bias terminal and 
a second bias terminal; 
an RC load having a first load terminal and a second load 
terminal, wherein said RC load comprises a load resis-
tor and a load capacitor connected in parallel; 
a plurality of measurement terminals; and 
a ground, 
wherein said first bias terminal connects to an anode 
terminal of said CSCC, 




wherein said first load terminal connects to a cathode 60 
terminal of said CSCC and to at least one of said 
plurality of measurement terminals, 
17. A method of making a solid-state spark chmnber for 
detection of radiation comprised of: 
connecting an anode terminal of a CSCC to a first bias 
terminal of a DC bias voltage source; 
connecting a second bias terminal of said DC bias voltage 
source to a ground; 
connecting a load resistor and a load capacitor in parallel 
to form an RC load; 
connecting a first load terminal of said RC load to a 
cathode terminal of a CSCC-
connecting said first load termi~al of said RC load to one 
of a plurality of measurement terminals; 
connecting a second load terminal of said RC load to said 
ground; 
connecting said second load terminal of said RC load to 
another of said plurality of measurement terminals. 
. 18. The method of claim 17, further comprising connect-
mg a photodetector between said ground and a cathode gate 
terminal of said CSCC. 
19. Th.e met~od of claim 18, further comprising: 
removmg said photodetector, and 
replacing said photodetector with a different photodetec-
tor. 
20. The method of claim 17, further comprising surround-
ing said DC bias voltage source, said RC load and said 
plurality of measurement terminals with radiation shielding. 
* * * * * 
